Essentially, a new phase-locked loop (PLL)/synthesizer combines a voltagecontrolled oscillator (VCO) and a PLL in a package that is only slightly larger than a VCO alone. Dubbed the CPLL58- 4240-4240, this PLL/ synthesizer typically offers phase noise of -95 dBc/Hz at 10 kHz offset from the carrier while delivering at least +3 dBm output power. The VCO draws 5 VDC while the PLL requires 3 VDC. The PLL/synthesizer usually provides second harmonic suppression of -15 dBc. It operates at 4240 MHz with typical tuning steps of 2500 kHz. The CPLL58-4240-4240 only requires external frequency reference and supply voltages for the internal PLL and VCO. It is programmed using a standard threeline interface (data, clock, and load enable). The CPLL58-4240-4240 targets telecommunications, computers, radio equipment, base stations, and other electronic applications. It is housed in a 0.582-x-0.8- x-0.15-in. SMD package.
Crystek Corp., 12730 Commonwealth Dr., Ft. Myers, FL 33913; (239) 561-3311, FAX: (239) 561-1025, Internet: www.crystek.com.
About the Author
Nancy Friedrich
RF Product Marketing Manager for Aerospace Defense, Keysight Technologies
Nancy Friedrich is RF Product Marketing Manager for Aerospace Defense at Keysight Technologies. Nancy Friedrich started a career in engineering media about two decades ago with a stint editing copy and writing news for Electronic Design. A few years later, she began writing full time as technology editor at Wireless Systems Design. In 2005, Nancy was named editor-in-chief of Microwaves & RF, a position she held (along with other positions as group content head) until 2018. Nancy then moved to a position at UBM, where she was editor-in-chief of Design News and content director for tradeshows including DesignCon, ESC, and the Smart Manufacturing shows.