Image

32-nm SOI CMOS Process Enables 210-GHz Transceiver

May 7, 2014
A research group out of California has developed a 210-GHz CMOS fundamental transceiver on a 32-nm SOI CMOS process.

To implement inter-chip communications in the millimeter-wave frequency ranges, clever circuit techniques and high-performing semiconductor processes are critical. Using a nanoscale silicon-on-insulator (SOI) CMOS process, for example, a 210-GHz fundamental transceiver with on-off keying (OOK) modulation has been designed and tested by Zheng Wang, Pei-Yuan Chiang, Peyman Nazari, Chun-Cheng Wang, Zhiming Chen, and Payam Heydari from the University of California.

The on-chip electronics and antenna of the 210-GHz OOK transceiver allow for short-range interchip communication with over 10-Gbps throughput.

Here, a 2-by-2 combining spatial array constructed of double-stacked and cross-coupled voltage-controlled oscillators (VCOs) is used to generate the OOK modulated signal. An array of power amplifiers (PAs) with a balun-based differential power-distribution network drives the 2-by-2 antenna array transmitter (Tx). The transmitted signals are detected and demodulated by a non-coherent receiver (Rx) using direct detection with a single on-chip antenna, low-noise amplifier (LNA), and power detector.

The Tx is capable of an equivalent isotropically radiated power (EIRP) figure of 15.2 dBm with fully driven PAs. The LNA performed with 18 dB of gain at 210 GHz with over 15 GHz of bandwidth. Given these metrics, the communication link could reach 10 Gbps using root-raised-cosine (RRC) filtering. With ideal filtering, the theoretical data rate that can be reached is 20 Gbps. See “A CMOS 210 GHz Fundamental Transceiver With OOK Modulation,” IEEE Journal of Solid-State Circuits, March 2014, p. 564.

Download this article in .PDF format
This file type includes high resolution graphics and schematics when applicable.
About the Author

Jean-Jacques DeLisle

Jean-Jacques graduated from the Rochester Institute of Technology, where he completed his Master of Science in Electrical Engineering. In his studies, Jean-Jacques focused on Control Systems Design, Mixed-Signal IC Design, and RF Design. His research focus was in smart-sensor platform design for RF connector applications for the telecommunications industry. During his research, Jean-Jacques developed a passion for the field of RF/microwaves and expanded his knowledge by doing R&D for the telecommunications industry.

Sponsored Recommendations

Wideband MMIC LNA with Bypass

June 6, 2024
Mini-Circuits’ TSY-83LN+ wideband, MMIC LNA incorporates a bypass mode feature to extend system dynamic range. This model operates from 0.4 to 8 GHz and achieves an industry leading...

Expanded Thin-Film Filter Selection

June 6, 2024
Mini-Circuits has expanded our line of thin-film filter topologies to address a wider variety of applications and requirements. Low pass and band pass architectures are available...

Mini-Circuits CEO Jin Bains Presents: The RF Engine of the 21st Century

June 6, 2024
In case you missed Jin Bains' inspiring keynote talk at the inaugural IEEE MTT-S World Microwave Congress last week, be sure to check out the session recording, now available ...

Selecting VCOs for Clock Timing Circuits A System Perspective

May 9, 2024
Clock Timing, Phase Noise and Bit Error Rate (BER) Timing is critical in digital systems, especially in electronic systems that feature high-speed data converters and high-resolution...