Mwrf 1351 05eranddpromo 1

60-GHz IPIC-QVCO Reduces Phase Noise And Error

April 3, 2014
Researchers from Singapore have designed and tested a 65 nm CMOS quadrature PLL operating at 60 GHz using an IPIC-QVCO typology for reduced phase noise and phase error.  
Download this article in .PDF format
This file type includes high resolution graphics and schematics when applicable.

Designing a low-power CMOS phase-locked loop (PLL) operating at 60 GHz for a direct-conversion transceiver is quite tricky. For example, it is difficult to account for low phase noise/phase error and the wide-range operation necessary for high-data-rate wireless communications. To meet those design challenges, a research group from Singapore developed an integer-N, third-order, charge-pump PLL with a 135-MHz reference and an in-phase, injection-coupled (IPIC) quadrature voltage-controlled oscillator (QVCO). A paper describing the design of the IPIC-QVCO has been provided by Xiang Yi, Chirn Chye Boon, Hang Liu, Jia Fu Lin, and Wei Meng Lim.

An in-phase, injection-coupled, quadrature voltage-controlled-oscillator circuit is proposed to enhance phase noise and error for 60-GHz frequency synthesizers.

A benefit of this design is that quadrature accuracy is not affected by the mismatches of the Q of the tank circuit and the current reference. But the mismatch of the coupling network does affect the quadrature accuracy as a function of phase error. Because the coupling network is composed of a symmetric design, the mismatches produced are minimal. In terms of phase error, this amounts to less than a 1 deg. error with a maximum 5% mismatch in the coupling network.

The circuit was simulated with 65-nm transistors, as they meet the frequency requirements of 60-GHz transmission. In a comparison with other simulated typologies of QVCOs, the IPIC-QVCO supposedly outperforms P-QVCOs, super-harmonic-coupled QVCOs, and magnetically coupled QVCOs when it comes to phase-noise and phase-error metrics. The experimental circuit in 65-nm CMOS covers 57.9 to 68.3 GHz while boasting phase noise from -89.8 to -91.0 dBc/Hz at 1-MHz offset from the carrier throughout the frequency of operation. See “A 57.9-to-68.3 GHz 24.6 mW Frequency Synthesizer With In-Phase Injection-Coupled QVCO in 65 nm CMOS Technology,” IEEE Journal Of Solid-State Circuits, Feb. 2014, p. 347.

Download this article in .PDF format
This file type includes high resolution graphics and schematics when applicable.

Sponsored Recommendations

Getting Started with Python for VNA Automation

April 19, 2024
The video goes through the steps for starting to use Python and SCPI commands to automate Copper Mountain Technologies VNAs. The process of downloading and installing Python IDC...

Can I Use the VNA Software Without an Instrument?

April 19, 2024
Our VNA software application offers a demo mode feature, which does not require a physical VNA to use. Demo mode is easy to access and allows you to simulate the use of various...

Introduction to Copper Mountain Technologies' Multiport VNA

April 19, 2024
Modern RF applications are constantly evolving and demand increasingly sophisticated test instrumentation, perfect for a multiport VNA.

Automating Vector Network Analyzer Measurements

April 19, 2024
Copper Mountain Technology VNAs can be automated by using either of two interfaces: a COM (also known as ActiveX) interface, or a TCP (Transmission Control Protocol) socket interface...